Post Si Validation Engineer Stress and Stability

Copy sharing data
Save in clipboard
Report
Intel
3 views·0 apply
November 02

Job description

Creates, defines and develops system validation environment and test suites.

Uses and applies emulation and platformlevel tools and techniques to ensure performance to spec.

Responsible for the development of methodologies, execution of validation plans, and debug of failures.

Requires broad understanding of multiple system areas and requires interfaces with Architecture, Design, and Presilicon Validation teams in improving postsilicon test content and providing feedback for future ondie debug features.

Bachelors/Masters in Hardware Engineering or Electrical / Electronics Engineering or Computer Engineering or Computer Science with minimum 7 years to 15 years (Domain Lead position) of related work experience.

Candidate Must have high degree

Skill & Language
Power management
Computer science
USB
English
1 - 3 years
Negotiable.
1 candidate
December 04
Full Time
Senior Level
Tutong District
Intel33 jobs · Tutong District
Photos
Public Company
0
employees
About Company
Benefits
Similar jobs